


HyperLynx Pl

Power Delivery Network (PDN) Design D A T A S H E E T



■ Analyze voltage drop due to supply plane copper losses

■ Identify areas of excessive current density in layout ■ Predict temperature rise with PI/


thermal co-simulation ■ Analyze power distribution

impedance at power supply connections to critical ICs

■ Accurate modeling of plane structures for power delivery and noise propagation

■ Rapidly explore different stackups, capacitor selections, placements, mounting schemes for their effect on design margins

■ Optional PDN Decoupling Optimizer automatically identifies best values & locations for decoupling capacitors



HyperLynx PI provides both pre- and post-layout analysis of both DC and AC Power Delivery Network (PDN) behavior. HyperLynx PI lets you maximize design performance and reliability while minimizing both component and manufacturing costs.

Overview

Every modern electronic design includes a Power Distribution Network (PDN) with two critical and equally important purposes:

- Supply stable power to components from DC to ~150 MHz
- Provide controlled return paths for high-speed signals


When a PDN fails to meet these goals, the design can fail to operate at intended performance levels, or even worse, fail intermittently and unpredictably. Poorly designed PDNs can create current and thermal stresses that exceed physical material limits, causing the PCB or ICs to burn out prematurely.

At low (DC) frequencies, resistive losses affect how much current can be supplied to components without excessive drop in supply voltage. Cutouts and voids in power planes increase this effect. Above ~1 MHz (AC), power plane and component pin inductances come into play, limiting how much current can be delivered at these frequencies. Decoupling capacitors provide local reservoirs of charge, but mounting inductances and proximity limit their effectiveness. Designing a PDN that meets DC and AC performance requirements is a complex balancing act that requires trading off multiple factors. The use of multiple supply voltages, large dynamic currents, reduced layer counts, increased operating frequencies and smaller noise margins all combine to make good PDN design an exceedingly difficult task.



Hardware engineers, PCB designers, and signal integrity specialists alike can use HyperLynx PI to predict PDN performance quickly, without requiring weeks of training. HyperLynx PI identifies power distribution problems early in the design cycle, even prior to layout. Designers identify problems that would be difficult to isolate in the lab, investigating potential solutions using an interactive "what-if" environment. Once layout is complete, HyperLynx PI completely validates PDN behavior as part of electrical sign-off. HyperLynx PI lets you eliminate prototype spins and get to market faster, while creating more reliable and cost-effective designs.

DC (Voltage Drop) Analysis



Current density plot shows whereadditional metal may be needed


Analyze voltage drop and current density, flag areas where current density exceeds safe limits. Use integrated thermal analysis to identify basic thermal issues or export to FloTherm for detailed thermal modeling. All simulation results are presented in graphical report format, making power delivery problems easy to identify.

- Fast, high-capacity analysis
- Detailed voltage reporting at component power pins
- Shows 2D and 3D views of voltage distributions
- Plots current density and flow using color to show magnitude
- Export to graphical pre-layout environment for "what-if" analysis on changing copper islands, adding vias, etc.

AC (Decoupling) Analysis

Quickly analyze the PDN impedance seen by critical components to ensure it meets requirements. Determine how many capacitors are needed, where to place them and how to mount them. Optimize your design's stackup by investigating the effects of different materials and layer ordering.

- Quickly identify capacitors with large mounting inductance and other connectivity issues
- Best-case analysis establishes minimum decoupling requirements and whether a solution is practical
- Distributed analysis uses integrated 3D EM solver to accurately model complete PDN behavior
- Reports PDN impedance at user-defined locations to ensure critical IC requirements are met
- Exhaustive reports with interactive plots inside the report
- Export layout to graphical pre-layout environment to add/swap capacitors, add vias, etc.



Quickly analyze and display results of different decoupling strategies

Pre-Route / What-If Analysis

PDN design isn't complete until the entire board is routed and all DC/AC power requirements are met. HyperLynx Pl can be used to perform post-layout power-integrity analysis as soon as critical ICs are placed. When issues arise, possible solutions can be prototyped and evaluated directly in HyperLynx Pl without requiring changes to the actual PCB layout (and without requiring changes from the PCB layout designer).



HyperLynx PI exports PCB geometries into LineSim for "what-if" analysis. Add or remove copper, change the design stackup, add or remove decoupling capacitors and/or stitching vias – all within the HyperLynx PI environment, using the same easy to use, automated analysis workflows. Once you've identified a potential fix, communicate that back to the PCB designer and import an updated PCB database for verification.

Optional Decoupling Optimizer

Optimizing decoupling capacitor placement to meet the needs of critical ICs is a multi-dimensional problem that is both detailed and time-consuming. Most designs end up with more decoupling capacitors than they need as a result, to ensure the design has adequate margins. The HyperLynx Decoupling Optimizer automatically determines how capacitors can be eliminated and/or swapped to reduce design costs while still meeting performance targets. Optimization uses a collection of different algorithms to provide multiple tradeoffs between capacitor count, variety and design cost, allowing users to pick the configuration that best meets their unique requirements.

Supported PCB Layout Systems

- Tightly integrated with Mentor Graphics Xpedition[™], PADS Professional ® and PADS®
- Altium Designer (through ODB++)
- Cadence Allegro and OrCAD Layout tools
- Zuken CR Series

HyperLynx Product Family

HyperLynx PI is part of an integrated family of analysis tools for high-speed electronic design:

- Electrical design rule checking (DRC/ERC)
- Signal integrity analysis (SI)
- Power integrity analysis (PI)
- 3D electromagnetic modeling (3D EM)

For the latest product information, call us or visit: www.mentor.com/pcb

©2019 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

Corporate Headquarters Mentor Graphics Corporation 8005 SW Boeckman Road Wilsonville, OR 97070-7777 Phone: 503.685.7000 Fax: 503.685.1204

Sales and Product Information Phone: 800.547.3000 sales_info@mentor.com Silicon Valley
Mentor Graphics Corporation
46871 Bayside Parkway
Fremont, CA 94538 USA
Phone: 510.354.7400
Fax: 510.354.7467

North American Support Center Phone: 800 547 4303 Europe Mentor Graphics Deutschland GmbH Arnulfstrasse 201 80634 Munich Germany Phone: +49.89.57096.0

Fax: +49.89.57096.400

Pacific Rim Mentor Graphics (Taiwan) 11F, No. 120, Section 2, Gongdao 5th Road HsinChu City 300, Taiwan, ROC Phone: 886.3.513.1000

Fax: 886.3.573.4734

Japan Mentor Graphics Japan Co., Ltd. Gotenyama Trust Tower 7-35, Kita-Shinagawa 4-chome Shinagawa-Ku, Tokyo 140-0001 Japan Phone: +81 3 5488 3033

Phone: +81.3.5488.3033 Fax: +81.3.5488.3004



MGC 10-19 1035340-w