
HyperLynx DRC

Standard and Developer Editions





Perform design rule checks on boards for electromagnetic interference and signal integrity issues with HyperLynx DRC.

Overview

HyperLynx® DRC is a powerful, fast, electrical design rule checking tool that automates the verification process and helps you perform design inspection iteratively. Use it to run complex checks for problems that are not easily simulated, such as rules for traces crossing splits, vertical reference plane change, and EMI/EMC. With HyperLynx DRC, you can go far beyond the errorprone, limited-scope DRCs built into layout tools.

The built-in DRCs can be parameterized by PCB designers and hardware engineers alike, as per technology and/or corporate routing or electrical guidelines. Its intuitive Project Setup Wizard makes design setup, rule running, and design analysis easy, irrespective of experience levels. With support for layout data from Mentor and non-Mentor printed circuit board (PCB) design flows, along with ODB++ and IPC-2581 standards, HyperLynx DRC fits seamlessly into your existing PCB process.

Use the script-writing and debugging environment of the HyperLynx DRC Developer Edition to write and execute custom rules to increase coverage of design verification coverage.

ATASHEET

- 63 (HyperLynx DRC Developer) comprehensive SI, PI, EMI/EMC, safety, and analog checks
- Can be run directly from within Xpedition®
- Also supports layout data from PADS® and non-Mentor PCB flows
- Rule parameters can be edited based on technology or on corporate or IC vendor guidelines
- Advanced geometric and topological engines for efficient design rule checking
- Easy design setup and navigation
- Cross-probe to location of design violation from Sharelist (HTML format) error report
- Write and execute custom rules with HyperLynx DRC Developer
- Custom rule authoring supports JavaScript and VBScript and rule debugger (HyperLynx DRC Developer)



What's Included

The HyperLynx DRC Standard Edition lets you quickly and easily pinpoint trouble spots in your design that can cause potential signal integrity (SI), power integrity (PI), and electromagnetic interference and compliance (EMI/EMC) issues. Among the 46 built-in Design Rule Checks (DRCs) are ten rules for DDR compliance, ten rules for EMC compliance, and rules for relative delay and length matching and closed trace/return loop.

The HyperLynx DRC Developer Edition increases the scope of design verification with 17 additional DRCs. These include six safety rules for clearance, creepage, and regulation, three rules for analog compliance, and additional rules for general SI, such as differential pair symmetry and acute angle. In total, the Developer Edition supports 63 DRCs.

Built-in engines for geometric calculation, path finding, and net topology extraction, along with a 2D field solver, provide quick and accurate results without the need to prepare device models. With the HyperLynx DRC Developer Edition, JavaScript or VBScript can be used to access database objects using automation object models and then write and execute custom rules.

Easy Setup and Navigation

HyperLynx DRC is designed for quick and easy access to design data. A built-in Project Setup Wizard walks you through the steps for running design checks on your board. Items such as electrical model assignment, connector definition, power/ground net definition, discrete components, and electrical net definition are all in the Project Setup Wizard.

The scope of the checks can be defined with a specific list of design objects (e.g., power nets, capacitors) called an Object List. With a sophisticated filtering system, a specific object list with names, component values, part numbers, or any other property can be generated automatically.

In addition, the associated parameters for each rule can be edited based on technology and/or corporate guidelines.

Error Reports

Once you've run HyperLynx DRC, an error report such as this list of t-fork topology violations is generated from where you can cross-probe to the location of the design violation. In addition, Sharelist reports (containing the image, violation details, and coordinates) can be generated in HTML for broader team review.

			HyperL	ynx DRC
		Rules	Standard	Develope
		Rules	Edition	Edition
	classic	Impedance	•	•
	classic	Edge rate	•	•
	classic	Guard trace	Standard Edition	•
	classic	Long nets	•	•
	classic	Long stub	•	•
	classic	Many vias	-	•
	classic	Termination	-	*
	classic	Crosstalk coupling	-	*
	classic	Edge rate to period	-	× .
	classic	Topology -Star	-	X
	classic	Via stub length Via to via isolation	_	X
	classic	Acute angle		X
	classic	Breakout & trace integrity		X
	Setup	Setup - add pin package delay and length	-	*
	DDR	Topology -T fork		*
SI	DDR	Topology - Fly-by	-	*
	DDR	Delay and length matching	-	•
	DDR	Relative delay and length matching	-	•
	DDR	Clamshell topology -length	-	•
	DDR	Clamshell topology -impedance	-	•
	DDR	Clamshell topology -diff pair impedance	-	•
	DDR	Group-to-group spacing	•	•
	DDR	In-group spacing	•	•
	DDR	Trace shielding	•	•
	DDR	Routing layer and trace type		•
	Diff pair	Differential impedance	•	•
	Diff pair	Diff pair	•	•
	Diff pair	Diff pair symmetry		•
	Diff pair	Diff pair phase matching	•	•
	Diff pair	Diff pair pad parasitic capacitance		•
	Diff pair	Diff pair spacing		•
	Diff pair	AC coupling cap value	•	•
	AC	Decap placement	•	•
	AC	Decap coverage		•
	AC	Decap order	•	•
PI	AC	Decap via locations		•
	AC	PDN isolation	•	•
	AC	Grounding layer	•	*
	DC	Power/ground width	•	*
	DC	PDN via count		
	EMI	Exposed length	*	X
	EMI	IO coupling Closed trace /return loop	•	X
	EMI	Edge shield	•	× ×
	EMI	ICs over split	•	A
	EMI	Metal island	•	•
EMC	EMI	Net crossing gaps	•	* * * * * * * * * * * * * * * * * * *
	EMI	Signal supply	•	•
	EMI	Net near plane edge	•	•
	EMI	Vertical reference plane change	•	•
	EMI	Filter placement	•	•
	EMI	Shield can location	-	•
	ESD	Trace proximity	•	•
	Clearance	3D clearance		•
		3D voltage clearance		•
Safety		Same-layer creepage distance	•	•
oarety		Multi-layer creepage distance	•	•
	Regulation	Same-layer creepage for safety		•
	Regulation	Multi-layer creepage for safety		•
		Nets under a component		•
Analog		Component isolation		•
	Sensor	Sensor net isolation		•
		otal number of rules	46	63



Violation type: T-Fork Topology Violations (10)

N	Description	Net	Actual Value	Required Value	Severity	Status	Rank	Time Stamp	Rule name	Rule parameters	x, y coordinates	Screenshot
1	D0 length violation [Dim/Undim /Clear /Zoomout]	DDR2 ADDR[6] [Clear/Zoomout]	2.1 in	1 in	Error	Unknown	1	3/3/2017 10:45:12 AM	/T-Fork	MaxBranches='2' MaxD0='1 in' MaxToIL='0 mil' MaxToIW='0 mil' ReportViolationOnly='1'	8.317 in, 3.945 in	att26713.jpg
2	#2 branch length matching violation [Dim/Undim /Clear /Zoomout]	DDR2 ADDR[1] [Clear/Zoomout]	7.873 mil	0 mil	Error	Approved	1	3/3/2017 10:45:12 AM	/T-Fork	MaxBranches='2' MaxD0='1 in' MaxTolL='0 mil' MaxTolW='0 mil' ReportViolationOnly='1'	8.872 in, 4.179 in	att26717.jpg
3	#2 branch length matching violation [Dim/Undim /Clear /Zoomout]	DDR2 ADDR[1] [Clear/Zoomout]	7.87 mil	0 mil	Error	ToBeFixed		3/3/2017 10:45:12 AM	/T-Fork	MaxBranches='2' MaxD0='1 in' MaxToIL='0 mil' MaxToIW='0 mil' ReportViolationOnly='1'	8.872 in, 4.012 in	att26718.jpg
4	#1 branch length matching violation [Dim/Undim /Clear /Zoomout]	DDR2 ADDR[6] [Clear/Zoomout]	375.6 mil	0 mil	Error	Unknown	1	3/3/2017 10:45:13 AM	/T-Fork	MaxBranches='2' MaxD0='1 in' MaxToIL='0 mil' MaxToIW='0 mil' ReportViolationOnly='1'	9.16 in, 4.142 in	att26719.jpg

Scalable Solutions

HyperLynx DRC is scalable, offering a variety of configurations to meet your needs. Use the questions in the following table to determine which product is best for you.

Supported PCB layout systems and formats include:

- Mentor Graphics PADS®, Xpedition®, and Board Station®
- Cadence Allegro®, SPECCTRA®, and OrCAD®
- Zuken CADSTAR®, Visula®, CR-3000/5000/8000 PWS, and Board Designer
- Altium® Designer
- ODB++
- IPC-2581

Customer need/environment	Standard	Developer
Number of built-in rules	46	63
Rule complexity	Mid-level	Advanced
	Time-based /	Time-based /
Licensing type	Perpetual	Perpetual
Need to parameterize rules?	•	•
Need to share results with others?	•	•
Need to import data from ODB ⁺⁺ or 3 rd party?	•	•
Working on Windows?	•	•
Working on Linux?	•	•
Need to open HLDPROJ files?	•	•
Need to cross-probe from results to board viewer?	•	•
Need the ability to open SRs?	•	•
Currenly own HyperLynx DRC custom rules?		•
Need to write corporate/technology rules?		•

For more information, call or visit: https://www.mentor.com/pcb/hyperlynx/electrical-rule-check

For the latest product information, call us or visit: www.mentor.com/pcb

©2018 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

Corporate Headquarters Mentor Graphics Corporation 8005 SW Boeckman Road Wilsonville, OR 97070-7777 Phone: 503.685.7000 Fax: 503.685.1204

Sales and Product Information Phone: 800 547 3000 sales_info@mentor.com

Silicon Valley **Mentor Graphics Corporation** 46871 Bayside Parkway Fremont, CA 94538 USÁ Phone: 510.354.7400 Fax: 510.354.7467

North American Support Center Phone: 800.547.4303

Europe Mentor Graphics Deutschland GmbH Arnulfstrasse 201 80634 Munich Germany Phone: +49.89.57096.0 Fax: +49.89.57096.400

Pacific Rim Mentor Graphics (Taiwan) 11F, No. 120, Section 2, Gongdao 5th Road HsinChu City 300. Taiwan, ROC

Phone: 886.3.513.1000 Fax: 886.3.573.4734

Japan Mentor Graphics Japan Co., Ltd.

Gotenyama Trust Tower 7-35, Kita-Shinagawa 4-chome Shinagawa-Ku, Tokyo 140-0001 Japan

Phone: +81.3.5488.3033 Fax: +81.3.5488.3004



MGC 03-20 1034760-w